



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/085,132	03/01/2002	Tomohiro Morimura	50006-140	5653
20277	7590	08/11/2005	EXAMINER	
MCDERMOTT WILL & EMERY LLP 600 13TH STREET, N.W. WASHINGTON, DC 20005-3096			REILLY, SEAN M	
			ART UNIT	PAPER NUMBER
			2153	

DATE MAILED: 08/11/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/085,132

Applicant(s)

MORIMURA ET AL.

Examiner

Sean Reilly

Art Unit

2153

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 01 March 2002.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-10 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-10 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 01 March 2002 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date 4/27/04, 8/9/04, ce/6/05
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

DETAILED ACTION

This office action is a first action on the merits of this application. Claims 1-10 are presented for further examination.

Priority

1. Applicant claims priority to Japan application 2001-056475, filed 3/1/2001.
2. The effective filing date for the subject matter defined in the pending claims in this application is 3/1/2001.

Information Disclosure Statement

3. The information disclosure statements (IDS) submitted on 4/27/04, 8/9/04, and 6/6/05 are in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statements are being considered by the examiner.
4. It is noted for the record that Applicant failed to provide a publication date for the Iwai et al. reference submitted 6/6/05. In a telephone call on 6/14/2005, Applicant stated that the Iwai et al. reference was published in 2000. Accordingly the IDS submitted 6/6/2005 has been amended to include this publication date.

Specification

5. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

6. Claims 1-10 are rejected under 35 U.S.C. 102(b) as being anticipated by Iwai et al.

(Architecture of Compiler-Initiative Type Multiprocessor ASCA, English translation cited in the attached 892; hereinafter Iwai).

7. With regard to claim 1, Iwai disclosed a multi-processor system apparatus having a plurality of processors connected to each other by a network arrangement, comprising:

- a multiplicity of processor elements, each processor element including a processor, a memory, and an interface for connection with said network arrangement (Section 3.1); and
- an array of multi-stage interconnection networks having a multiple stage connection arrangement where multiple stages of switching elements are provided for interconnection between said processor elements (Section 3.1), wherein said processor elements and said multi-stage interconnection networks are grouped to clusters based on a specific number and arranged in multiple levels (R-Clos 2000, pg 14 – Section 5) and the transfer of data packets between said processor elements is conducted according to a schedule statically determined with the use of switching

state tables which are generated at different timings and indicate the status of the switching elements in said multi-stage interconnection networks (Section 5.2).

8. With regard to claim 2, Iwai disclosed said multi-stage interconnection networks of a multiple stage connection arrangement are classified into two functions, an upstream linking network for upward transfer of data packets from the lower stage to the upper stage and a downstream linking network for downward transfer of data packets from the upper stage to the lower stage (pg 14 – Section 5).
9. With regard to claims 3 and 4, Iwai disclosed said switching status table comprises data of a packet assigned to a particular output port, data of other packets demanding the connection to the output port, and data of the status of the output port of each switching element (Parallel processing sections pg 6 and Section 5.2).
10. With regard to claims 5 and 6, Iwai disclosed when the connection to the output port of any switching element is demanded by two or more packets at the same timing, the transfer of packets between said processor elements is conducted as scheduled across said multi-stage interconnection networks so that a packet not assigned to the output port through a specific manner of arbitration is permitted to demand the output port with a switching status table at another timing (Scheduling - Section 5.2, also refer to parallel processing granularity – section 3.2).
11. With regard to claims 7 and 8, Iwai disclosed said multi-stage interconnection networks are of a cross connection arrangement and when the connection to the output port of any switching element is demanded by two or more packets at the same timing, the transfer of packets between said processor elements is conducted as scheduled across said multi-stage interconnection

Art Unit: 2153

networks so that a packet not assigned to the output port through a specific manner of arbitration is permitted to demand another output port which is not demanded by other packets (Scheduling - Section 5.2, also refer to parallel processing granularity – section 3.2).

12. With regard to claims 9 and 10, Iwai disclosed the scheduling for each packet is preliminarily conducted by a compiler (Compiler Section 5.2).

Conclusion

13. The prior art made of record, in PTO-892 form, and not relied upon is considered pertinent to applicant's disclosure.

14. This office action is made **NON-FINAL**.


Any inquiry concerning this communication or earlier communications from the examiner should be directed to Sean Reilly whose telephone number is 571-272-4228. The examiner can normally be reached on M-F 8-5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Glen Burgess can be reached on 571-272-3949. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2153

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).


7/25/2005


A. Salad
Primary Examiner